Jones Frame Buffer Schematics
- Author
- David Jones
- Publisher
- Designlab
- Place
- Owego, New York
- Type
- Schematics
- ETC archive
- ETC2378
Abstract
From the Experimental Television Center archive
ETC2378
Jones Frame Buffer Schematics (pp. 1-9 of 9, 2 copies, 03.28.1984).
Submit a change or correction
Last modified 22 June 2011
Related records
- Schematics and notes in regard to First Jones Frame Buffer from Matthew Schlanger to Peer Bode (11 pages) Bibliography
Schematics and notes in regard to First Jones Frame Buffer from Matthew Schlanger to Peer Bode. (11 pages).
- Jones and Brewster Documentation (Frame Buffer and D+7A Input/ Output) Bibliography
Jones and Brewster Documentation (Frame Buffer and D+7A Input/ Output). Frame Buffer Memory Board (Membuf) (pp. 1-3 of 3, Parts List- 08.1984). Color Channel (Colorchan-1) (pp. 1-6 of 6, 06.11.1984). Voltage Controlled Amplifier (VCA) for Keyer (2 copies). Buffer Input/ Output (Buf I/O) (pp. 1-9 of …
- ETC 1972-73 Tools
While working for the Experimental Television Center the author and David built the first four Jones Frame Buffers; the pictured unit is the author's and may be the only one remaining in the original card rack after David rewired most into newer, larger boxes. The unit adds second-level control and 2v differential video inputs and output with a plexiglass panel; it was initially controlled by a Sinclair ZX81 with programs saved to audio tape and later adapted for control from an Amiga 1000. The buffer includes an internal keyer, four memory boards providing 64 frames and a pseudo-color option; Amiga Basic routines were compiled to C but required unbuilt libraries for blank switching, producing noisy routines.
- Jones Frame Buffer in Experimental Television Center Studio System Manual Tools
The Jones Buffer is a black-and-white image buffer that operates standalone or under Z-80 computer control; front-panel controls allow real-time digitization, single-page grab/store and a keyer-like selective storage between live and stored signals. Memory totals 128,000 bytes (256×256 resolution yields 16 pages) and the buffer outputs a digital signal converted to analog; video I/O is routed via a matrix with two inputs (video and clip) and one output. In stand-alone mode it supports software such as STROBE64 and TESPNEW and can be routed with the CAT buffer; in computer mode it requires buffer-specific programs (e.g., NEWGRAB) and occupies the Z80 and D+7A, preventing CAT use.
- CAT-100 C Frame Buffer D Board and A Board Schematics Bibliography
- Jones Keyer Schematics Bibliography
Jones Keyer Schematics. Packet contents follow: Parts List- Power Supply and Main Frame, and Internal Sync Option, Integrated Cicuits (National Semiconductors), Transistors, Diodes, Capacitors, Resistors, Sync Circuitry Part 1 Schematics, Part 2 (Vertical Blanking) Schematics, Power Supply Schematic…