Video History Project

Bibliography

Experimental Television Center S-100 Bus and Interface

Author
Paul Davis
Publisher
Experimental Television Center
Place
Owego, New York
Type
Schematics
ETC archive
ETC1364

Abstract

Experimental Television Center S-100 Bus and Interface: Schematics, Paul Davis Notes (S-100 Bus Control Signals, Interface <> Buffer Memory Signals, Interface Connector Signals, and Data Sheets (SSI DM54/DM74 Connection Diagrams/ Gates and One Shots, MSI DM54/DM7489, L89A: 64-Bit Read/Write Memories including General Description, Connection Diagram, and Logic Diagram, similar data for the MSI DM54/DM74154, L154A, LS154: 4-Line to 16-Line Decoders/ Demultiplexers, MSI DM54/DM74157, L157A, S157, LS158, S158: Quad 2-Line to 1-Line Data Selectors/ Multiplexers, MSI DM54/ DM74160A, LS160, 161A, LS161, 162A, LS162, 163A, LS163: Synchronous 4-Bit Counters, MSI DM54/ DM74174, LS174, S174, 175, LS175, S175: Hex/ Quad D Flip-Flops with Clear, Proprietary DM70/ DM8095, L95, 96, L96, 97, L97, 98, L98: TRI-STATE Hex Buffers, Proprietary DM71/ DM8130, 60: Magnitude Comparators, Proprietary DM71/ DM8131, 36: 6-Bit Unified Bus Comparators, Intel Silicon Gate MOS 8102A-4: 1024 Bit Fully Decoded Static MOS Random Access Memory, Line Drivers/ Receivers: DM7837/ DM8837 hex unified bus receiver, and Line Drivers/ Receivers: DM7838/ DM8838 quad unified bus transceiver.
Cite this record

Paul Davis. Experimental Television Center S-100 Bus and Interface. Experimental Television Center. 1977.

Download RIS citation
From the Experimental Television Center archive

ETC1364

Experimental Television Center S-100 Bus and Interface: Schematics, Paul Davis Notes (S-100 Bus Control Signals, Interface <> Buffer Memory Signals, Interface Connector Signals, and Data Sheets (SSI DM54/DM74 Connection Diagrams/ Gates and One Shots, MSI DM54/DM7489, L89A: 64-Bit Read/Write Memories including General Description, Connection Diagram, and Logic Diagram, similar data for the MSI DM54/DM74154, L154A, LS154: 4-Line to 16-Line Decoders/ Demultiplexers, MSI DM54/DM74157, L157A, S157, LS158, S158: Quad 2-Line to 1-Line Data Selectors/ Multiplexers, MSI DM54/ DM74160A, LS160, 161A, LS161, 162A, LS162, 163A, LS163: Synchronous 4-Bit Counters, MSI DM54/ DM74174, LS174, S174, 175, LS175, S175: Hex/ Quad D Flip-Flops with Clear, Proprietary DM70/ DM8095, L95, 96, L96, 97, L97, 98, L98: TRI-STATE Hex Buffers, Proprietary DM71/ DM8130, 60: Magnitude Comparators, Proprietary DM71/ DM8131, 36: 6-Bit Unified Bus Comparators, Intel Silicon Gate MOS 8102A-4: 1024 Bit Fully Decoded Static MOS Random Access Memory, Line Drivers/ Receivers: DM7837/ DM8837 hex unified bus receiver, and Line Drivers/ Receivers: DM7838/ DM8838 quad unified bus transceiver.

Submit a change or correction

If unchecked, this will appear as a public note on the site immediately. Spam filters may delay publication, but all submissions are reviewed by staff.

Changes will be reviewed and integrated as time permits. For major changes, feel free to email [email protected].

Last modified 22 June 2011

Related records

  • Report on S-100 Bus Bibliography

    Report on S-100 Bus. Pinouts for Don Bus on the S-100 Bus (2 pages). Standard Interfacing to the S-100 Bus (2 pages). Requirements for a Flexible Audio/ Video/ Control System. Intelligent Bus Controller/ Arbitrator Signal Paths (2 pages). Some Economic Considerations (3 pages). Present Don McArthur …

  • The Cat-100 Computer Assisted Television System for the S-100 Bus Bibliography

    The Cat-100 Computer Assisted Television System for the S-100 Bus Technical Specifications Product Sheets, descriptive sales letter by J. Robert Flexer of Digital Graphic Systems, Price List, 2 copies of 17 page "Technical Specifications Cat-100/C Computer Assisted Television System with Color Outpu…

  • Experimental Television Center LSI-11 Computer System Documentation Bibliography

    ETC LSI-11 Computer System Documentation. Brewster, McArthur, Jones. Includes Computer-Based Processing Video Synthesizer System Diagram (09.1977), Element Buss Power Supply (06.1977), Buffer Memory (09.1977, pp. 2 & 3 of 3) plus Buffer Memory Map (01.1979), Element Bus (09.1977), Misc. Rack Wiring …

  • Experimental Television Center: Imaging System Manual - The Digital Imaging System Bibliography

    The Experimental Television Center's digital system: Z-80 8 bit microprocessor, 7 channels of digital to analog and analog to digital conversion, with dual floppy disk storage and paper print-out. CAT 100 Buffer.

  • Experimental Television Center Buffer Memory Schematics Bibliography

  • Experimental Television Center Video Computer Interface Bibliography

    A block diagram of how the Experimental Television Center Video Computer Interface works. Black and white block diagram showing the interface of the IBM 370 computer to the Center's video synthesizer system. 1 original and 1 copy. 1-30"x36" and 1-20"x28". Displayed at the Everson Museum of Art, Syra…